Synopsys' Design Compiler FPGA and Xilinx Virtex-4 FPGAs Target Complex ASIC Prototype Applications
Synopsys' ASIC Strength Flow Ideal for Designers Prototyping With Complex Xilinx Devices
MOUNTAIN VIEW, Calif., Sept. 29 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), the world leader in semiconductor design software, today announced that Synopsys' Design Compiler(R) FPGA (DC FPGA) now supports Xilinx' Virtex-4(TM) family of domain optimized FPGAs and ISE 6.3i place and route software. DC FPGA is targeted for designers who prototype ASICs using high-end FPGAs.
Large, complex FPGAs such as Virtex-4 require the ASIC-strength synthesis technology in DC FPGA. DC FPGA along with Synopsys' Formality(R) formal verification solution and ASIC IP support such as Synopsys DesignWare (R) IP products, helps ensure that ASIC designers have a proven, fast path to ASIC prototyping using Xilinx Virtex-4 FPGAs.
"ASIC prototyping customers who require a proven ASIC style design methodology using high-end synthesis and formal verification, can now find a Xilinx-preferred solution from Synopsys," said Steve Lass, director of Software Marketing at Xilinx. "This ASIC methodology supports our new Virtex-4 family, which provides the density and system-level features that many customers need today."
"Designers prototyping in high performance FPGAs such as the Xilinx Virtex-4 family depend on the superior timing performance and ASIC flow compatibility that DC FPGA has to offer," said Gal Hasson, Director of Marketing, ASIC and FPGA synthesis at Synopsys. "We have worked closely with Xilinx to ensure our ASIC-strength design flow, including DC FPGA, DesignWare and Formality, provides our mutual customers with the fastest path to their Virtex-4 FPGAs."
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/ .
NOTE: Synopsys, Design Compiler, DesignWare, and Formality are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
CONTACT: Heather Kettmann of Synopsys, Inc., +1-650-584-4723, or
kettmann@synopsys.com; or Sarah Seifert of Edelman, +1-650-429-2776, or
sarah.seifert@edelman.com, for Synopsys, Inc.
Web site: http://www.synopsys.com/
|
